{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:54:35Z","timestamp":1742396075121},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393248","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"33-40","source":"Crossref","is-referenced-by-count":4,"title":["Interconnect architectures for modulo-scheduled coarse-grained reconfigurable arrays"],"prefix":"10.1109","author":[{"given":"S.J.E.","family":"Wilton","sequence":"first","affiliation":[]},{"given":"N.","family":"Kafafi","sequence":"additional","affiliation":[]},{"family":"Bingfeng Mei","sequence":"additional","affiliation":[]},{"given":"S.","family":"Vernalde","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"1","article-title":"Architectures and algorithms for synthesizable embedded programmable logic cores","author":"kafafi","year":"2003","journal-title":"Int Symp Field Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/ISCA.1991.1021619"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-45234-8_58","article-title":"Networks on chip as hardware components of an OS for reconfigurable systems","author":"marescaux","year":"2003","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1007\/978-3-540-45234-8_7"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/DATE.2003.1253623"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1007\/978-3-540-45234-8_13"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DATE.2004.1268891"},{"year":"2003","journal-title":"DFA 1000 Accelerator Datasheet","key":"11"},{"key":"12","article-title":"Avispa block accelerator","author":"hive","year":"2003","journal-title":"Product Brief"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/12.859540"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/FPGA.1996.564808"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/FPGA.1997.624600"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/FPGA.1996.564773"},{"key":"7","article-title":"Totem: Custom reconfigurable array generation","author":"compton","year":"2001","journal-title":"IEEE Symposium on Field-Programmable Custom Computing Machines"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/MM.2002.997877"},{"key":"5","article-title":"RaPiD - Reconfigurable pipelined datapath","author":"ebeling","year":"1996","journal-title":"International Workshop on Field-Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/2.839324"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/92.486081"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/296399.296444"}],"event":{"acronym":"FPT-04","name":"2004 IEEE International Conference on Field- Programmable Technology","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393248.pdf?arnumber=1393248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:34:22Z","timestamp":1497634462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393248","relation":{},"subject":[]}}