{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:32:09Z","timestamp":1725715929694},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393252","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"65-72","source":"Crossref","is-referenced-by-count":2,"title":["Placement and routing for non-rectangular embedded programmable logic cores in SoC design"],"prefix":"10.1109","author":[{"given":"T.","family":"Wong","sequence":"first","affiliation":[]},{"given":"S.J.E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Electronic Engineering Times","article-title":"Startup stakes out ground between FPGAs and ASICs","year":"2001","key":"13"},{"journal-title":"Architectures and Algorithms for FieldProgrammable Gate Arrays with Embedded Memory","year":"1997","author":"wilton","key":"14"},{"key":"11","article-title":"LSI logic ASICs to add programmable logic cores","author":"matsumoto","year":"1999","journal-title":"EE Times"},{"journal-title":"EE Times","article-title":"Embedded FPGA cores enable programmable ASICs, ASSPs","year":"1999","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPOA research","author":"betz","year":"1997","journal-title":"Proc International Workshop on Field Programmable Logic and Applications"},{"key":"1","article-title":"Programmable IP: Post-fabrication flexibility in SoC design","author":"wilton","year":"2001","journal-title":"IEEE Custom Integrated Circuits Conference"},{"key":"10","article-title":"Actel plans to produce FPGAs as ASIC cores","author":"matsumoto","year":"2000","journal-title":"Electronic Engineering Times"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.475966"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"9","article-title":"Logic synthesis and optimization benchmarks, Version 3.0","author":"yang","year":"1991","journal-title":"Tech Report"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360300"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","acronym":"FPT-04","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393252.pdf?arnumber=1393252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:22Z","timestamp":1497620062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393252","relation":{},"subject":[]}}