{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:04:23Z","timestamp":1729616663014,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393263","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"153-160","source":"Crossref","is-referenced-by-count":0,"title":["Memory optimisations for high-resolution imaging"],"prefix":"10.1109","author":[{"given":"T.","family":"Todman","sequence":"first","affiliation":[]},{"given":"W.","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Virtex-II Platform FPGAs Detailed Description","year":"2004","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_64"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010514"},{"key":"13","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1007\/978-3-540-45234-8_57","article-title":"Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems","author":"resano","year":"2003","journal-title":"Field-Programmable Logic and Applications"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315604"},{"key":"12","article-title":"An external memory interface for FPGAbased computing engines","author":"park","year":"2001","journal-title":"Proceedings FCCM"},{"journal-title":"RC2000 Datasheet","year":"2004","key":"3"},{"key":"2","article-title":"One-step image processing compilation of image processing applications to FPGAs","author":"bohm","year":"2001","journal-title":"Proceedings FCCM"},{"key":"1","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1007\/978-3-540-45234-8_55","article-title":"A self-reconfiguring platform","author":"blodget","year":"2003","journal-title":"Field Programmable Logic and Applications"},{"year":"0","key":"10"},{"key":"7","article-title":"Temporal partitioning and scheduling data flow graphs for reconfigurable computers","volume":"48","author":"gajjala puma","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903396"},{"year":"0","key":"5"},{"journal-title":"Digital Mammography Database","year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253731"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106665"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","acronym":"FPT-04","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393263.pdf?arnumber=1393263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T13:34:23Z","timestamp":1497620063000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393263","relation":{},"subject":[]}}