{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T12:33:28Z","timestamp":1768480408043,"version":"3.49.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393272","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"225-230","source":"Crossref","is-referenced-by-count":11,"title":["The Quartus University Interface Program: enabling advanced FPGA research"],"prefix":"10.1109","author":[{"given":"S.","family":"Malhotra","sequence":"first","affiliation":[]},{"given":"T.P.","family":"Borer","sequence":"additional","affiliation":[]},{"given":"D.P.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"S.D.","family":"Brown","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_38"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/640020.640021"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"15","first-page":"60","author":"rajagopal","year":"2003","journal-title":"Timing Driven Force Directed Placement with Physical Net Constraints"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"14","first-page":"1","article-title":"Altera corporation: Timing-driven placement for hierarchical programmable logic devices","author":"hutton","year":"2001","journal-title":"FPGA"},{"key":"11","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"FPL"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167530"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503060"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774683"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605442"},{"key":"23","first-page":"33","article-title":"Hardware-assisted simulated annealing with application for fast FPGA placement","author":"wrighton","year":"2003","journal-title":"FPGA"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106675"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258321"},{"key":"26","article-title":"LogicLock methodology white paper","volume":"2","year":"0","journal-title":"Quartus II Development Software Handbook"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503059"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185212"},{"key":"10","article-title":"SIS: A system for sequential circuit synthesis","volume":"ucb erl m92 41","author":"sentovich","year":"1992","journal-title":"Tech Rep"},{"key":"1","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/127601.127635","article-title":"Layout driven technology mapping","author":"pedram","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360331"},{"key":"6","article-title":"Post placement functional decomposition for FPGAs","author":"manohararajah","year":"0","journal-title":"IWLS 2004"},{"key":"5","first-page":"136","article-title":"Using logic duplication to improve performance in FPGAs","author":"schabas","year":"2003","journal-title":"FPGA"},{"key":"4","first-page":"41","article-title":"An area-efficient timing closure technique for FPGAs using shannon's expansion","author":"singh","year":"2003","journal-title":"VLSI"},{"key":"9","first-page":"671","article-title":"An exact solution to simultaneous technology mapping and linear placement problem","author":"lou","year":"1997","journal-title":"ICADL"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503067"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","location":"Brisbane, NSW, Australia","acronym":"FPT-04"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393272.pdf?arnumber=1393272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T17:34:23Z","timestamp":1497634463000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393272","relation":{},"subject":[]}}