{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:33:56Z","timestamp":1758710036978,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393279","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T15:07:39Z","timestamp":1111417659000},"page":"279-285","source":"Crossref","is-referenced-by-count":23,"title":["Single-chip FPGA implementation of a cryptographic co-processor"],"prefix":"10.1109","author":[{"given":"F.","family":"Crowe","sequence":"first","affiliation":[]},{"given":"A.","family":"Daly","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kerins","sequence":"additional","affiliation":[]},{"given":"W.","family":"Marnane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046456"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2002.1049698"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903400"},{"journal-title":"CY7C1049B 512K*8 Static RAM Data Sheet","year":"2002","key":"15"},{"key":"16","first-page":"297","article-title":"Synthesis and estimation of memory interfaces for FPGA-based reconfigurable computing engines","author":"park","year":"2003","journal-title":"Proc IEEE Symp Field-Programmable Custom Computing Machines"},{"journal-title":"Hardware Implementation Aspects of the Rijndael Block Cipher","year":"2001","author":"o'driscoll","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/503053.503055"},{"journal-title":"Virtex-E 1 8 V Field Programmable Gate Array","year":"2002","key":"11"},{"journal-title":"Asynchronous FIFO V4 0","year":"2001","key":"12"},{"key":"21","first-page":"650","article-title":"Two implementation methods of a 1024-bit RSA cryptoprocessor based on modified Montgomery algorithm","author":"kwon","year":"2001","journal-title":"IEEE Int Symp on Circuits and Systems (ISCAS)"},{"journal-title":"AES (Rijndael) Information","year":"0","key":"3"},{"key":"20","first-page":"324","article-title":"A 1 Gbit\/s partially unrolled architecture of hash functions SHA-1 and SHA-512","author":"lien","year":"2004","journal-title":"The 13th Annual RSA Conference"},{"key":"2","article-title":"Architecture powers up IPSec, SSL","author":"young","year":"2002","journal-title":"EE Times"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.931230"},{"journal-title":"RC1000 Hardware Reference Manual","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"year":"0","key":"6"},{"key":"5","article-title":"Advanced Encryption Standard (AES) Ciphersuites for Transport Layer Security (TLS)","volume":"3268","author":"chown","year":"2002","journal-title":"Internet Engineering Task Force RFC"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.1"},{"journal-title":"FIPS 186-2 Publication","year":"2000","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1124153.1124155"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","acronym":"FPT-04","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393279.pdf?arnumber=1393279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T19:10:13Z","timestamp":1489518613000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393279","relation":{},"subject":[]}}