{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:30Z","timestamp":1759146810868,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393282","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"291-294","source":"Crossref","is-referenced-by-count":5,"title":["Extended genetic algorithm for codesign optimization of DSP systems in FPGAs"],"prefix":"10.1109","author":[{"given":"M.J.W.","family":"Savage","sequence":"first","affiliation":[]},{"given":"Z.","family":"Salcic","sequence":"additional","affiliation":[]},{"given":"G.","family":"Coghill","sequence":"additional","affiliation":[]},{"given":"G.","family":"Covic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"1733","article-title":"A floating-point all hardware self-tuning regulator for second order systems","volume":"3","author":"cao","year":"2004","journal-title":"Proceedings of IEEE Region 10 Technical Conference on Computers Communications Control and Power Engineering"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-03315-9"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.232470"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/54.245964"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193227"},{"journal-title":"Stratix II device handbook","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2002.1007014"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2001.934296"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808460"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.661251"},{"journal-title":"A Methodology for the Optimisation and Synthesis of Digital FPGA-based Circuits","year":"2002","author":"maunder","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/774789.774804","article-title":"Multi-objective design space exploration using genetic algorithms","author":"palesi","year":"2002","journal-title":"Proceedings Tent International Symposium on Hardware\/Software Codesign (Estes Park CO USA)"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","acronym":"FPT-04","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393282.pdf?arnumber=1393282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:57:09Z","timestamp":1706068629000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393282","relation":{},"subject":[]}}