{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:19:49Z","timestamp":1730222389500,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/fpt.2004.1393325","type":"proceedings-article","created":{"date-parts":[[2005,3,21]],"date-time":"2005-03-21T20:07:39Z","timestamp":1111435659000},"page":"461-464","source":"Crossref","is-referenced-by-count":1,"title":["An investigation into the design of high-performance shared buffer architectures based on FPGA technology with embedded memory"],"prefix":"10.1109","author":[{"given":"S.","family":"O'Kane","sequence":"first","affiliation":[]},{"given":"S.","family":"Sezer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/LCN.1994.386591"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.62126"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.222180"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.678657"},{"key":"13","article-title":"Optimal rearangable multistage connecting networks","author":"benes","year":"1964","journal-title":"Bell System Technical Journal"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/49.12886"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/49.594840"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISS.1990.765799"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1252802"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/49.12880"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1989.49679"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1995.516063"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/49.105171"},{"key":"6","article-title":"Queuing in high-performance packet switching","volume":"sac 5","author":"hluchyj","year":"1987","journal-title":"IEEE Journal"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1990.116813"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(94)00004-D"},{"key":"9","article-title":"622 Mb\/s 8*8 Shared multibuffer ATM switch with hierarchical queueing and multicast functions","author":"yamanaka","year":"1993","journal-title":"IEEE GLOBECOM"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.1999.824095"}],"event":{"name":"2004 IEEE International Conference on Field- Programmable Technology","acronym":"FPT-04","location":"Brisbane, NSW, Australia"},"container-title":["Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9585\/30303\/01393325.pdf?arnumber=1393325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T01:02:40Z","timestamp":1489539760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1393325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpt.2004.1393325","relation":{},"subject":[]}}