{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:25:31Z","timestamp":1725510331109},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/fpt.2007.4439234","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T20:33:29Z","timestamp":1201638809000},"page":"73-80","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Functional Units for Scientific Superscalar Processors"],"prefix":"10.1109","author":[{"given":"Jonathon","family":"Evans","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyle","family":"Rupnow","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katherine","family":"Compton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref12","article-title":"A high-performance microarchitecture with hardware-programmable functional units","author":"razdan","year":"1994","journal-title":"27th International Symposium on Microarchitecture (MICRO-27)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.160"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568535"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624608"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref7","article-title":"The General Rapid Architecture Description","author":"ebeling","year":"2002","journal-title":"University of Washington CSE Technical Report UW-CSE-02-06-02"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183413"}],"event":{"name":"2007 International Conference on Field-Programmable Technology","start":{"date-parts":[[2007,12,12]]},"location":"Kitakyusyu, Japan","end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4439213\/4439214\/04439234.pdf?arnumber=4439234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T20:32:46Z","timestamp":1489696366000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4439234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpt.2007.4439234","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}