{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:35Z","timestamp":1730222435412,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/fpt.2007.4439243","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:33:29Z","timestamp":1201620809000},"page":"145-152","source":"Crossref","is-referenced-by-count":7,"title":["A Highly Parallel FPGA based IEEE-754 Compliant Double-Precision Binary Floating-Point Multiplication Algorithm"],"prefix":"10.1109","author":[{"given":"Sandeep K","family":"Venishetti","sequence":"first","affiliation":[]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117204"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046204"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227254"},{"key":"ref13","article-title":"A Library of Parameterized Floating Point Modules and Their Use","author":"belanovic","year":"2002","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2005.52"},{"key":"ref15","article-title":"Application Note: Implementing Barrel Shifters Using Multipliers","author":"gigliotti","year":"2004","journal-title":"Xilin XAPP195"},{"article-title":"Vedic Mathematics","year":"1992","author":"tirtha","key":"ref16"},{"year":"0","key":"ref17"},{"key":"ref18","first-page":"637","article-title":"Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture","author":"roesler","year":"2002","journal-title":"Int Conf on Field Programmable Logic and Applications"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477421"},{"key":"ref4","first-page":"284","article-title":"Computing lennard-jones potentials and forces with reconfigurable hardware","author":"scrofano","year":"2004","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA'04"},{"key":"ref3","article-title":"A Library of Parameterizable Floating-Point Cores for FPGAs and TheirApplication to Scientific Computing","author":"govindu","year":"2005","journal-title":"The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref6","article-title":"Area-Efficient Evaluation of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores","author":"scrofano","year":"2005","journal-title":"Proc of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref5","first-page":"1297","article-title":"Scalable and modular algorithms for floating-point matrix multiplication on FPGAs","author":"zhuo","year":"2004","journal-title":"18th International Parallel and Distributed Processing Symposium"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2002.1196947"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275775"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303135"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707898"},{"key":"ref22","first-page":"897","article-title":"Parameterized Floating-Point Arithmetic on FPGAs","volume":"2","author":"jaenicke","year":"2001","journal-title":"Proc of IEEE ICASSP"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/92.311646"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2002.1029733"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"ref25","article-title":"A Comparison of Dadda and Wallace Multiplier Delays","author":"townsend","year":"2003","journal-title":"SPIE Advanced Signal Processing Algorithms Architectures and Implementations"}],"event":{"name":"2007 International Conference on Field-Programmable Technology","start":{"date-parts":[[2007,12,12]]},"location":"Kitakyusyu, Japan","end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4439213\/4439214\/04439243.pdf?arnumber=4439243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:23:37Z","timestamp":1489681417000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4439243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fpt.2007.4439243","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}