{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T17:20:12Z","timestamp":1746033612904},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/fpt.2007.4439244","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T20:33:29Z","timestamp":1201638809000},"page":"153-160","source":"Crossref","is-referenced-by-count":22,"title":["TAS-MRAM based Non-volatile FPGA logic circuit"],"prefix":"10.1109","author":[{"given":"Weisheng","family":"Zhao","sequence":"first","affiliation":[]},{"given":"Eric","family":"Belhaire","sequence":"additional","affiliation":[]},{"given":"Bernard","family":"Dieny","sequence":"additional","affiliation":[]},{"given":"Guillaume","family":"Prenat","sequence":"additional","affiliation":[]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"year":"2006","key":"ref12","article-title":"Virtex-4 Configuration Guide"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708702"},{"first-page":"24","article-title":"International Technology Roadmap for Semiconductors 2006 Update, Process Integration, Devices and Structures","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0081"},{"key":"ref3","first-page":"113","article-title":"Thermo Assisted MRAM for Low Power Applications","author":"redon","year":"2005","journal-title":"Proceedings of the First International Conference on Memory Technology and Design (ICMTD-2005)"},{"key":"ref6","first-page":"1","article-title":"Flash News Flash","author":"morris","year":"2005","journal-title":"FPGA and Programmable Logic Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.830395"},{"key":"ref7","first-page":"17","article-title":"Evaluation of a Non-volatile FPGA based on MRAM technology","author":"zhao","year":"2006","journal-title":"IEEE International Conference on Integrated Circuit Design and Technology"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1488","DOI":"10.1126\/science.1065389","article-title":"Spintronics: A spin-based electronics vision for the future: Magnetism and materials","author":"wolf","year":"2001","journal-title":"Science"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref9","article-title":"New write schemes for magnetic non-volatile memories: thermally assisted and spin transfer writing","author":"dieny","year":"2006","journal-title":"Trends in Nanotechnology"}],"event":{"name":"2007 International Conference on Field-Programmable Technology","start":{"date-parts":[[2007,12,12]]},"location":"Kitakyusyu, Japan","end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4439213\/4439214\/04439244.pdf?arnumber=4439244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:33:04Z","timestamp":1497756784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4439244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2007.4439244","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}