{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T16:06:00Z","timestamp":1725811560515},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/fpt.2007.4439291","type":"proceedings-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T15:33:29Z","timestamp":1201620809000},"page":"381-384","source":"Crossref","is-referenced-by-count":11,"title":["Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Schweizer","sequence":"first","affiliation":[]},{"given":"Tobias","family":"Oppold","sequence":"additional","affiliation":[]},{"given":"Julio Oliveira","family":"Filho","sequence":"additional","affiliation":[]},{"given":"Sven","family":"Eisenhardt","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Blocher","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311269"},{"key":"ref3","article-title":"A dynamically reconfigurable processor architecture","author":"motomura","year":"2002","journal-title":"Microprocessor Forum"},{"key":"ref10","article-title":"Cost functions for the design of dynamically reconfigurable processor architectures","author":"oppold","year":"2004","journal-title":"Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.27"},{"key":"ref5","article-title":"Evaluation of temporal-spatial voltage scaling for processor-like reconfigurable architectures","author":"schweizer","year":"2005","journal-title":"Euro Designcon"},{"key":"ref12","article-title":"Execution schemes for dynamically reconfigurable architectures","author":"oppold","year":"2006","journal-title":"Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)"},{"key":"ref8","article-title":"Managing power and performance for system-on-chip designs using voltage islands","author":"lackey","year":"2002","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref7","article-title":"Low-power FPGA using predefined dual-vdd\/dual-vt fabrics","author":"li","year":"2004","journal-title":"International Symposium Field-ProgrammableGate Array (FPGA)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1093\/ietcom\/e89-b.12.3179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006714","article-title":"Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processor","author":"oliver","year":"2004","journal-title":"International Symposium on Computer Architecture"}],"event":{"name":"2007 International Conference on Field-Programmable Technology","start":{"date-parts":[[2007,12,12]]},"location":"Kitakyusyu, Japan","end":{"date-parts":[[2007,12,14]]}},"container-title":["2007 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4439213\/4439214\/04439291.pdf?arnumber=4439291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T23:33:04Z","timestamp":1497742384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4439291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpt.2007.4439291","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}