{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:42Z","timestamp":1730222442202,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/fpt.2008.4762359","type":"proceedings-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T16:34:59Z","timestamp":1233246899000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Co-optimisation of datapath and memory in outer loop pipelining"],"prefix":"10.1109","author":[{"given":"Kieron","family":"Turkington","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Masselos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585634"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/81.109243"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.18"},{"key":"12","first-page":"143","article-title":"the livermore fortran kernels test of the numerical performance range","author":"mcmahon","year":"1988","journal-title":"Performance Evaluation of Supercomputers"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803668"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010514"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311241"},{"journal-title":"Statix II device handbook","year":"2007","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281672"},{"key":"6","first-page":"112","article-title":"optimized generation of data-path from c codes for fpgas","author":"guo","year":"2005","journal-title":"Proc Design Automation and Test in Europe"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903396"},{"journal-title":"Model Building in Mathematical Programming","year":"1998","author":"williams","key":"9"},{"key":"8","volume":"16","author":"turkington","year":"2008","journal-title":"Outer Loop Pipelining for Application Specific Datapaths in FPGAs"}],"event":{"name":"2008 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2008,12,8]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2008,12,10]]}},"container-title":["2008 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740372\/4762340\/04762359.pdf?arnumber=4762359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:11:18Z","timestamp":1489767078000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4762359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2008.4762359","relation":{},"subject":[],"published":{"date-parts":[[2008,12]]}}}