{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T17:04:23Z","timestamp":1746205463312},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/fpt.2008.4762383","type":"proceedings-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T21:34:59Z","timestamp":1233264899000},"page":"193-200","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs"],"prefix":"10.1109","author":[{"family":"Hirokazu Morishita","sequence":"first","affiliation":[]},{"family":"Yasunori Osana","sequence":"additional","affiliation":[]},{"family":"Naoyuki Fujita","sequence":"additional","affiliation":[]},{"family":"Hideharu Amano","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.23"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000045211.07895.cb"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.2514\/6.2005-1382"},{"key":"12","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1007\/978-3-540-45234-8_73","article-title":"a high speed computation system for 3d fcfc lattice gas model with fpga","author":"kobori","year":"2003","journal-title":"International Conference on Field Programmable Logic and Applications"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044482850-7\/50118-2"},{"year":"0","key":"2"},{"key":"1","first-page":"114","article-title":"bee2: a high-end reconfigurable computing system","author":"chang","year":"2005","journal-title":"Configurable Computing Fabrics and Systems"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.65"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.20"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439254"},{"key":"5","article-title":"2-pflops massively-parallel computer with 512-core, 512-gflops processor chips for scientific computing","author":"makino","year":"2007","journal-title":"Super-computing"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.2514\/6.2008-481"},{"key":"9","first-page":"307","article-title":"the development of the upacs cfd environment","author":"ryoji","year":"2003","journal-title":"High Performance Computing Proceedings of ISHPC"},{"key":"8","article-title":"feasibility study of cfd code acceleration using fpga","author":"fujita","year":"2007","journal-title":"Super-computing"}],"event":{"name":"2008 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2008,12,8]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2008,12,10]]}},"container-title":["2008 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740372\/4762340\/04762383.pdf?arnumber=4762383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:15:29Z","timestamp":1497802529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4762383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpt.2008.4762383","relation":{},"subject":[],"published":{"date-parts":[[2008,12]]}}}