{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T13:13:42Z","timestamp":1780665222486,"version":"3.54.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/fpt.2008.4762385","type":"proceedings-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T16:34:59Z","timestamp":1233246899000},"page":"209-216","source":"Crossref","is-referenced-by-count":29,"title":["Netlist-level IP protection by watermarking for LUT-based FPGAs"],"prefix":"10.1109","author":[{"given":"Moritz","family":"Schmid","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Ziener","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"17","year":"0"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0136-8"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2007.34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311255"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1178766.1178774"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855287"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/43.952741","article-title":"fingerprinting techniques for field-programmable gate array intellectual property protection. ieeetcad","volume":"20","author":"lach","year":"2001","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1161366.1161395"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2007.4348256"},{"key":"2","year":"2005","journal-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs Complete Data Sheet"},{"key":"1","year":"0","journal-title":"Opencores org"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144266"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782161"},{"key":"6","year":"0"},{"key":"5","author":"ferguson","year":"2003","journal-title":"Practical Cryptography"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2007.371738"},{"key":"9","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1145\/277044.277240","article-title":"Watermarking techniques for intellectual property protection","author":"kahng","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"8","year":"0"}],"event":{"name":"2008 International Conference on Field-Programmable Technology (FPT)","location":"Taipei, Taiwan","start":{"date-parts":[[2008,12,8]]},"end":{"date-parts":[[2008,12,10]]}},"container-title":["2008 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4740372\/4762340\/04762385.pdf?arnumber=4762385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:15:28Z","timestamp":1497788128000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4762385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpt.2008.4762385","relation":{},"subject":[],"published":{"date-parts":[[2008,12]]}}}