{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:18:19Z","timestamp":1729639099256,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1109\/fpt.2009.5377638","type":"proceedings-article","created":{"date-parts":[[2010,1,20]],"date-time":"2010-01-20T19:01:26Z","timestamp":1264014086000},"page":"70-77","source":"Crossref","is-referenced-by-count":3,"title":["A flexible DSP block to enhance FPGA arithmetic performance"],"prefix":"10.1109","author":[{"given":"Hadi","family":"Parandeh-Afshar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Athanasopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Brisk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.831434"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.71"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270384"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1998.694976"},{"journal-title":"private communication","year":"2009","author":"langhammer","key":"ref15"},{"key":"ref16","first-page":"195","article-title":"An FPGA architecture with enhanced datapath functionality","author":"leijten-nowak","year":"2003","journal-title":"Proc Int Symp on FPGAs"},{"key":"ref17","first-page":"207","article-title":"Design space exploration for field programmable compressor trees","author":"niaki","year":"2008","journal-title":"Proc Int Conf Compilers Architectures and Synthesis Embedded Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483927"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1256","DOI":"10.1145\/1403375.1403680","article-title":"Improving synthesis of compressor trees on FPGAs via integer linear programming","author":"parandeh-afshar","year":"2008","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534923"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344699"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508155"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/95942"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331902"},{"key":"ref7","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912041"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311225"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272301"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003280"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1007\/978-3-540-48302-1_38","article-title":"Reconfigurable multiplier for Virtex FPGA family","author":"poldre","year":"1999","journal-title":"Proc Int Wkshp Field Programmable Logic and Applications '99"},{"key":"ref24","first-page":"187","article-title":"A hybrid ASIC and FPGA architecture","author":"zuchowski","year":"2002","journal-title":"Proc Int Conf Computer-Aided Design '02"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"}],"event":{"name":"2009 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2009,12,9]]},"location":"Sydney, Australia","end":{"date-parts":[[2009,12,11]]}},"container-title":["2009 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5367680\/5377596\/05377638.pdf?arnumber=5377638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T15:06:25Z","timestamp":1634742385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5377638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2009.5377638","relation":{},"subject":[],"published":{"date-parts":[[2009,12]]}}}