{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:20:56Z","timestamp":1725423656859},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/fpt.2010.5681424","type":"proceedings-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T14:09:43Z","timestamp":1294409383000},"page":"373-376","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating FPGA design space exploration using circuit similarity-based placement"],"prefix":"10.1109","author":[{"given":"Xiaoyu","family":"Shi","sequence":"first","affiliation":[]},{"given":"Dahua","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Guohui","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Osmar R.","family":"Zaiane","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Graph Similarity and Matching","year":"2005","author":"zager","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1021\/ci700274r"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681424"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1995.0805"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508156"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272315"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494141"},{"year":"0","key":"ref8","article-title":"SPIRAL: Software\/Hardware Generation for DSP Algorithms"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508149"},{"year":"0","key":"ref1","article-title":"ABC: A System for Sequential Synthesis and Verification"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A New Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"International workshop on field programmable logic and applications"}],"event":{"name":"2010 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2010,12,8]]},"location":"Beijing, China","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5677390\/5681421\/05681424.pdf?arnumber=5681424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T18:08:50Z","timestamp":1497895730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5681424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2010.5681424","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}