{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:22:19Z","timestamp":1758892939555,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/fpt.2010.5681429","type":"proceedings-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T14:09:43Z","timestamp":1294409383000},"page":"353-356","source":"Crossref","is-referenced-by-count":36,"title":["Rapid prototyping tools for FPGA designs: RapidSmith"],"prefix":"10.1109","author":[{"given":"Christopher","family":"Lavin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Padilla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Lundrigan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brent","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Hutchings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/FPL.2010.90"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/544536.544540"},{"year":"2002","journal-title":"Technical Report ug70 Xilinx Inc","article-title":"Using Three-State Enable Registers in 4000 XLA\/XV, and Spartan-XL FPGAs (XAPP123 v2.0)","key":"ref6"},{"key":"ref5","article-title":"An XDL-based Busmacro Generator for Customizable Communication Interfaces for Dynamically and Partially Reconfigurable Systems","author":"claus","year":"2007","journal-title":"Workshop on Reconfigurable Computing Education at ISVLSI 2007 Porto Alegre"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-3-642-00641-8_9"},{"key":"ref7","article-title":"A Standalone Wire Database for Routing and Tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs","author":"steiners","year":"2002","journal-title":"Master's thesis"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ReConFig.2008.74"},{"key":"ref9","first-page":"41","article-title":"Instrumenting bitstreams for debugging fpga circuits","volume":"0","author":"graham","year":"2001","journal-title":"Field-Programmable Custom Computing Machines Annual IEEE Symposium on"},{"key":"ref1","article-title":"Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs","author":"horta","year":"2004","journal-title":"Proc Field Programmable Logic 2004"}],"event":{"name":"2010 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2010,12,8]]},"location":"Beijing, China","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5677390\/5681421\/05681429.pdf?arnumber=5681429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:31:09Z","timestamp":1490074269000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5681429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/fpt.2010.5681429","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}