{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:37Z","timestamp":1759146337688,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/fpt.2010.5681445","type":"proceedings-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T09:09:43Z","timestamp":1294391383000},"page":"399-402","source":"Crossref","is-referenced-by-count":5,"title":["An FPGA implementation of full-search variable block size motion estimation"],"prefix":"10.1109","author":[{"given":"Shuichi","family":"Asano","sequence":"first","affiliation":[]},{"given":"Zheng Zhi","family":"Shun","sequence":"additional","affiliation":[]},{"given":"Tsutomu","family":"Maruyama","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457171"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.230"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1007\/s11265-006-4190-4","article-title":"Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results","volume":"42","author":"yu-wen","year":"2006","journal-title":"Journal of VLSI Signal Processing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272508"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/978-3-540-69429-8_5","article-title":"An Efficient VLSI Architecture for Full-Search Variable Block Size Motion Estimation in H.264\/AVC","volume":"4352","author":"seung-man","year":"2006","journal-title":"Lecture Notes in Computer Science"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120980"},{"key":"ref2","first-page":"83","article-title":"A Scalable computing and memory architecture for variable block size motion estimation on field-programmable gate arrays","author":"theepan","year":"2008","journal-title":"FPL"},{"key":"ref1","first-page":"77","article-title":"Serial and Parallel FPGAbased variable block size motion estimation processor","author":"brian","year":"2008","journal-title":"Journal of Signal Processing Systems 51"}],"event":{"name":"2010 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2010,12,8]]},"location":"Beijing, China","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5677390\/5681421\/05681445.pdf?arnumber=5681445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T14:08:46Z","timestamp":1497881326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5681445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/fpt.2010.5681445","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}