{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:54Z","timestamp":1759146834140,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/fpt.2010.5681459","type":"proceedings-article","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T09:09:43Z","timestamp":1294391383000},"page":"460-464","source":"Crossref","is-referenced-by-count":9,"title":["Routing optimizations for component-based system design and partial run-time reconfiguration on FPGAs"],"prefix":"10.1109","author":[{"given":"Dirk","family":"Koch","sequence":"first","affiliation":[]},{"given":"Jim","family":"Torresen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_124"},{"key":"ref3","first-page":"141","article-title":"System-on-Programmable-Chip Approach Enabling Online Fine-Grained ID-Placement","author":"kalte","year":"2004","journal-title":"Proceedings of the 11th Reconfigurable Architectures Workshop (RAW)"},{"journal-title":"PlanAhead Design Analysis Tool","year":"2008","key":"ref10"},{"journal-title":"Architectures Methods and Tools tor Distributed Run-time Reconfigurable FPGA-based Systems","year":"2009","author":"koch","key":"ref6"},{"journal-title":"Partial Reconfiguration User Guide","year":"2009","key":"ref11"},{"key":"ref5","article-title":"Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs","author":"hagemeyer","year":"2007","journal-title":"Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.54"},{"journal-title":"Analyse und Entwurt von Methoden zur Ressourcenver-waltung partiell rekonfigurierbarer Architekturen","year":"2007","author":"koester","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1186\/1687-3963-2007-041867","article-title":"Prerouted FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System","volume":"2007","author":"oliver","year":"2007","journal-title":"EURASIP J Embedded Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.632877"}],"event":{"name":"2010 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2010,12,8]]},"location":"Beijing, China","end":{"date-parts":[[2010,12,10]]}},"container-title":["2010 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5677390\/5681421\/05681459.pdf?arnumber=5681459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T13:37:52Z","timestamp":1559914672000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5681459\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpt.2010.5681459","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}