{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T16:29:00Z","timestamp":1783009740581,"version":"3.54.5"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/fpt.2011.6132668","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:42:23Z","timestamp":1327959743000},"page":"1-8","source":"Crossref","is-referenced-by-count":13,"title":["Cool Mega-Array: A highly energy efficient reconfigurable accelerator"],"prefix":"10.1109","author":[{"given":"N.","family":"Ozaki","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Yoshihiro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Saito","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Ikebuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kimura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Amano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Usami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Namiki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kondo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"An approach for fine-grained run-time power gating using locally extracted sleep signals","author":"usami","year":"2008"},{"key":"ref11","first-page":"412","article-title":"Black-Diamond: a Retargetable Compiler Using Graph with Configuration Bits for Dynamically Reconfigurable Architectures","author":"tunbunheng","year":"0","journal-title":"Proc of The 14th SASIMI"},{"key":"ref12","first-page":"318","article-title":"Glitch Map: An FPGA Technology Mapper for Low Power Considering Glitches","author":"cheng","year":"2007"},{"key":"ref13","first-page":"278","article-title":"A 477mW NoC-Based Digital Baseband for MIMO 4G SDR","author":"clermidy","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"259","article-title":"A 300mV 494GOPS\/W Reconfigurable Dual-Supply 4- Way SIMD Vector Processing Accelerator in 45nm CMOS","author":"kaul","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"100","article-title":"A 45nm 37.3GOPS\/W Heterogeneous Multi-Core SoC","author":"tuyama","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","article-title":"A 90nm embedded DRAM single chip LSI with a 3D graphics, H.264 c odec engine, and a reconfigurable processor","volume":"16","author":"kurose","year":"2004","journal-title":"Hot Chips"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_13"},{"key":"ref6","article-title":"STP Engine, a C-based Programmable HW Core featuring Massively Parallel and Reconfigurable PE Array:its Architecture","author":"motomura","year":"2009","journal-title":"Tool and System Implications Prof of CoolChips XII"},{"key":"ref5","article-title":"Panasonic ideas for life","year":"2008","journal-title":"Panasonic D-Fabrix"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref7","article-title":"A Real Chip Evaluation of MuCCRA-3: A Low Power Dynamically Reconfigurable Processor Array","author":"saito","year":"0","journal-title":"Proc of Int'l Conf on Engineering of Reconfigurable Systems and Algorithms (ERSA)"},{"key":"ref2","article-title":"MuCCRA chips: Configurable dynamically-reconfigurable processors","author":"amano","year":"0","journal-title":"Proc of the ASSCC '07 IEEE Asian"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568536"}],"event":{"name":"2011 International Conference on Field-Programmable Technology (FPT)","location":"New Delhi, India","start":{"date-parts":[[2011,12,12]]},"end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126157\/6132640\/06132668.pdf?arnumber=6132668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,9]],"date-time":"2021-12-09T17:34:31Z","timestamp":1639071271000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpt.2011.6132668","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}