{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:01:53Z","timestamp":1725426113448},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/fpt.2011.6132670","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T16:42:23Z","timestamp":1327941743000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["FPGA implementation of reconfigurable ADPLL network for distributed clock generation"],"prefix":"10.1109","author":[{"given":"C.","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Zianbetov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Javidan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Anceau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Terosiet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Feruglio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Galayko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Romain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Colinet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Juillard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603947"},{"key":"ref5","first-page":"1148","author":"levine","year":"2004","journal-title":"A high-resolution flash time-to-digital converter and calibration proceedings of International Test Conference"},{"key":"ref2","first-page":"2589","article-title":"All-digital PLL array provides reliable distributed clock for sacs","author":"zianbetov","year":"2011","journal-title":"IEEE Int Conf ISCAS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.372779"}],"event":{"name":"2011 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2011,12,12]]},"location":"New Delhi, India","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126157\/6132640\/06132670.pdf?arnumber=6132670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:53:31Z","timestamp":1490093611000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/fpt.2011.6132670","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}