{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T05:33:59Z","timestamp":1757309639475,"version":"3.44.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/fpt.2011.6132680","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T16:42:23Z","timestamp":1327941743000},"page":"1-9","source":"Crossref","is-referenced-by-count":13,"title":["Use of embedded FPGA resources in implementations of 14 round 2 SHA-3 candidates"],"prefix":"10.1109","author":[{"given":"Rabia","family":"Shahid","sequence":"first","affiliation":[{"name":"ECE Department, George Mason University Fairfax, VA 22030, USA"}]},{"given":"Malik Umar","family":"Sharif","sequence":"additional","affiliation":[{"name":"ECE Department, George Mason University Fairfax, VA 22030, USA"}]},{"given":"Marcin","family":"Rogawski","sequence":"additional","affiliation":[{"name":"ECE Department, George Mason University Fairfax, VA 22030, USA"}]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[{"name":"ECE Department, George Mason University Fairfax, VA 22030, USA"}]}],"member":"263","reference":[{"journal-title":"ATHENA Project Website","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.86"},{"key":"ref12","first-page":"298","article-title":"Improving SHA-2 Hardware Implementations","author":"chaves","year":"0","journal-title":"Proc CHES 2006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.70"},{"year":"2008","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0002-2"},{"key":"ref16","first-page":"81","article-title":"Two methods of Rijndael implementation in reconfigurable hardware","author":"fischer","year":"0","journal-title":"Proc CHES 2001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661441"},{"journal-title":"Security for Volatile FPGAs","year":"2009","author":"drimer","key":"ref3"},{"year":"0","key":"ref6"},{"year":"0","key":"ref5"},{"key":"ref8","first-page":"264","article-title":"Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs","author":"gaj","year":"0","journal-title":"Proc CHES 2010"},{"journal-title":"SHA-3 hardware implementations","year":"0","key":"ref7"},{"key":"ref2","first-page":"235","article-title":"FPGA and ASIC Implementations of AES","author":"gaj","year":"2008","journal-title":"Cryptographic Engineering"},{"key":"ref1","first-page":"272","article-title":"How to Maximize the Potential of FPGA Resources for Modular Exponentiation","author":"suzuki","year":"0","journal-title":"Proceedings of CHES 2007"},{"key":"ref9","article-title":"Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs","author":"homsirikamol","year":"0","journal-title":"Cryptology EPrint Archive Report 2010\/499"}],"event":{"name":"2011 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2011,12,12]]},"location":"New Delhi, India","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126157\/6132640\/06132680.pdf?arnumber=6132680","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T18:27:33Z","timestamp":1756319253000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6132680\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/fpt.2011.6132680","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}