{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:06:25Z","timestamp":1729670785897,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/fpt.2011.6132683","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T21:42:23Z","timestamp":1327959743000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["An analytical energy model to accelerate FPGA logic architecture investigation"],"prefix":"10.1109","author":[{"given":"Senthilkumar T.","family":"Rajavel","sequence":"first","affiliation":[]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117207"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"journal-title":"Reconfigurable Computing Lab website","year":"2011","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","article-title":"Power modeling and characteristics of field programmable gate arrays","volume":"24","author":"li","year":"2005","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046218"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065819"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508207"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049046"},{"key":"ref18","first-page":"1417","article-title":"Accurate models for estimating area and power of FPGA implementations","author":"deng","year":"2008","journal-title":"Proc ICASSP'08"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.53"},{"key":"ref28","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc FPL 97"},{"key":"ref4","first-page":"1","article-title":"An Analytical Model Relating FPGA Architecture to Logic Density and Depth","author":"das","year":"2010","journal-title":"IEEE Trans on VLSI Systems"},{"key":"ref27","first-page":"31","article-title":"Pre-layout Physical Connectivity Prediction with Application in Clustering-Based Placement","author":"liu","year":"0","journal-title":"Proc ICC'05"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272519"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508156"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377673"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377675"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950449"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692831"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref21","first-page":"776","article-title":"A Probabilistic Power Prediction Tool for the Xilinx 4000-Series FPGA","author":"osmulski","year":"2000","journal-title":"Proceedings of IPDPS'00"},{"key":"ref24","first-page":"107","article-title":"Prediction of interconnect fan-out distribution using Rent's rule","author":"ha","year":"2000","journal-title":"Proc SLIP'00"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675882"},{"key":"ref26","first-page":"31","article-title":"Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation","author":"pistorius","year":"2000","journal-title":"Proc SLIP'03"},{"key":"ref25","first-page":"25","article-title":"Wirelength estimation based on rent exponents of partitioning and placement","author":"yang","year":"2000","journal-title":"Proc SLIP'01"}],"event":{"name":"2011 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2011,12,12]]},"location":"New Delhi, India","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126157\/6132640\/06132683.pdf?arnumber=6132683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:31:37Z","timestamp":1497965497000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6132683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/fpt.2011.6132683","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}