{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,11]],"date-time":"2025-11-11T15:37:15Z","timestamp":1762875435035},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/fpt.2011.6133248","type":"proceedings-article","created":{"date-parts":[[2012,1,30]],"date-time":"2012-01-30T16:42:23Z","timestamp":1327941743000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["Efficient region allocation for adaptive partial reconfiguration"],"prefix":"10.1109","author":[{"given":"Kizheppatt","family":"Vipin","sequence":"first","affiliation":[]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540985"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.19"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629908"},{"journal-title":"UG191 Virtex-5 FPGA Configuration User Guide","year":"2010","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"ref4","article-title":"FPGA design framework for dynamic partial reconfiguration","author":"conger","year":"2008","journal-title":"Proc Reconfigurable Arch Workshop (RAW)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.36"},{"key":"ref5","article-title":"Multi-layer fioorplanning on a sequence of reconfigurable designs","author":"singhal","year":"2006","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629480"},{"key":"ref2","article-title":"A novel partial bitstream merging methodology accelerating Xilinx Virtex-II FPGA based PR system setup","author":"bieser","year":"2006","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"journal-title":"UG702 Partial Reconfiguration User Guide","year":"2010","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1328554.1328561"}],"event":{"name":"2011 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2011,12,12]]},"location":"New Delhi, India","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6126157\/6132640\/06133248.pdf?arnumber=6133248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:35:32Z","timestamp":1490092532000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6133248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2011.6133248","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}