{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:02:04Z","timestamp":1729630924484,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412102","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T14:47:11Z","timestamp":1359125231000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Rapid RTL-based signal ranking for FPGA prototyping"],"prefix":"10.1109","author":[{"given":"Steven J.E","family":"Wilton","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bradley R.","family":"Quinton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eddie","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770739"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464520"},{"journal-title":"Verific Design Automation","year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699214"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"11","article-title":"Post-silicon debug of complex multi clock and power domain ICs","author":"quinton","year":"0","journal-title":"IEEE International Workshop on Silicon Debug and Diagnosis 2010"},{"key":"12","article-title":"Design productivity for configurable computing","author":"nelson","year":"0","journal-title":"International Conference on Engineering of Reconfigurable Systems and Algorithms July 2008"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/j.socnet.2010.03.006"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2011.6113982"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.107"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164964"},{"journal-title":"International Technology Roadmap for Semiconductors Report","year":"2008","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297671"},{"key":"7","article-title":"Keynote address: Designing a 22nm Intel architecture Multi-CPU and GPU","author":"heaney","year":"0","journal-title":"Design Automation Conference (DAC 2012) June 2012"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"5","first-page":"3","article-title":"Intel atom processor core made fpga-synthesizable","author":"schelle","year":"0","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2010) Feb 2010"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508160"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896905"},{"key":"8","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Circuits and Systems"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2012,12,10]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412102.pdf?arnumber=6412102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T02:25:07Z","timestamp":1498011907000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412102","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}