{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T22:37:51Z","timestamp":1775687871963,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412106","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T14:47:11Z","timestamp":1359125231000},"page":"29-32","source":"Crossref","is-referenced-by-count":17,"title":["FPGA based memory efficient high resolution stereo vision system for video tolling"],"prefix":"10.1109","author":[{"given":"Yi","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zilong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenqiang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuchen","family":"Hao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuenhung","family":"Tsoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"15","article-title":"FPGA Design and Implementation of a Real-Time Stereo Vision System","author":"jin","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"2","first-page":"263","article-title":"FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation","author":"hariyama","year":"0","journal-title":"The International Conference on Engineering of Reconfigurable Systems and Algorithms 2009"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TITS.2008.2006736"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2172007"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/S0146-664X(81)80009-3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176561"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145698"},{"key":"4","first-page":"55","author":"zhang","year":"2011","journal-title":"Real-time High-definition Stereo Matching on FPGA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2006.884931"},{"key":"8","year":"0"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","location":"Seoul, Korea (South)","start":{"date-parts":[[2012,12,10]]},"end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412106.pdf?arnumber=6412106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:04:50Z","timestamp":1490198690000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412106\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412106","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}