{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:21:21Z","timestamp":1758892881556},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412110","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T14:47:11Z","timestamp":1359125231000},"page":"47-52","source":"Crossref","is-referenced-by-count":53,"title":["FPGA optimized packet-switched NoC using split and merge primitives"],"prefix":"10.1109","author":[{"given":"Yutian","family":"Huan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre","family":"DeHon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"journal-title":"Virtex-6 FPGA Configurable Logic Block Users Guide","year":"2012","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368864"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.29"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341518"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"journal-title":"\"Bluespec SystemVerilog \" [Online]","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"journal-title":"Open Source Network-on-Chip Router RTL","year":"2012","author":"becker","key":"12"},{"journal-title":"CONNECT CONfigurable NEtwork Creation Tool","year":"2012","author":"papamichael","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2019583.2019584"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.21236\/ADA603902","author":"caspi","year":"2005","journal-title":"Design automation for streaming systems"},{"key":"2","first-page":"97","article-title":"CoRAM: An in-fabric memory architecture for FPGA-based computing","author":"chung","year":"2011","journal-title":"FPGA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"journal-title":"Interconnection Networks An Enginering Approach","year":"2003","author":"duato","key":"7"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"6"},{"journal-title":"CoreConnect Specification","year":"1999","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.002"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057769"},{"journal-title":"Programmable World","article-title":"Simplifying communication across dsp networks","year":"2003","key":"8"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2012,12,10]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412110.pdf?arnumber=6412110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,8]],"date-time":"2019-07-08T18:32:02Z","timestamp":1562610722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412110","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}