{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:38:17Z","timestamp":1762033097253,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412113","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T14:47:11Z","timestamp":1359125231000},"page":"61-66","source":"Crossref","is-referenced-by-count":40,"title":["A high speed open source controller for FPGA Partial Reconfiguration"],"prefix":"10.1109","author":[{"given":"Kizheppatt","family":"Vipin","sequence":"first","affiliation":[]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/367860"},{"journal-title":"DS817 AXI HWICAP","year":"2011","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630002"},{"key":"13","article-title":"Performance of partial reconfiguration in FPGA systems: A survey and cost model","volume":"4","author":"papadimitriou","year":"2011","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"journal-title":"UG86 Xilinx Memory Interface Generator (MIG) User Guide","year":"2010","key":"14"},{"journal-title":"Minimizing Partial Reconfiguration Overhead with Fully Streaming DMA Engines and Intelligent ICAP Controller","year":"2009","author":"liu","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.139"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6133248"},{"journal-title":"ICAP Controller Source Code","year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2009.5425633"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470736"},{"journal-title":"DS586 XPS HWICAP","year":"2010","key":"7"},{"journal-title":"DS280 OPB HWICAP","year":"2006","key":"6"},{"key":"5","first-page":"13","article-title":"Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration","author":"vipin","year":"0","journal-title":"Reconfigurable Computing Architectures Tools and Applications - Proceedings of the International Symposium on Applied Reconfigurable Computing (ARC) 2012"},{"key":"4","article-title":"Configuration compression for virtex FPGAs","author":"li","year":"0","journal-title":"Proceedings of the 2001 IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"8","article-title":"A new framework to accelerate Virtex-II Pro dynamic partial selfreconfiguration","author":"claus","year":"0","journal-title":"Proceedings of IEEE International Symposium on Parallel & Distributed Processing Workshops and Phd Forum (IPDPSW) 2007"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2012,12,10]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412113.pdf?arnumber=6412113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:15:44Z","timestamp":1490199344000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412113","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}