{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:07:17Z","timestamp":1725505637776},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412121","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T14:47:11Z","timestamp":1359125231000},"page":"113-118","source":"Crossref","is-referenced-by-count":0,"title":["Option space exploration using distributed computing for efficient benchmarking of FPGA cryptographic modules"],"prefix":"10.1109","author":[{"given":"Benjamin","family":"Brewster","sequence":"first","affiliation":[]},{"given":"Ekawat","family":"Homsirikamol","sequence":"additional","affiliation":[]},{"given":"Rajesh","family":"Velegalati","sequence":"additional","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"eBACS ECRYPT Benchmarking of Cryptographic Systems","year":"0","author":"bernstein","key":"3"},{"journal-title":"ATHENA Project Website","year":"2012","key":"2"},{"key":"10","article-title":"Comprehensive evaluation of high-speed and medium-speed implementations of five SHA-3 finalists using Xilinx and Altera FPGAs","author":"gaj","year":"0","journal-title":"Cryptology ePrint Archive"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.86"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.9"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2004.1348305"},{"key":"5","first-page":"319","article-title":"Fast and effective orchestration of compiler optimizations for automatic performance tuning","author":"pan","year":"2006","journal-title":"CGO '06"},{"journal-title":"Condor project homepage","year":"0","key":"4"},{"journal-title":"SHA-3 Contest","year":"0","key":"9"},{"journal-title":"Distributed Computing and Optimization Space Exploration for Fair and Efficient Benchmarking of Cryptographic Cores in FPGAs","year":"2012","author":"brewster","key":"8"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2012,12,10]]},"location":"Seoul, Korea (South)","end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412121.pdf?arnumber=6412121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:22:17Z","timestamp":1490199737000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412121","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}