{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,30]],"date-time":"2026-07-30T22:11:59Z","timestamp":1785449519133,"version":"3.56.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/fpt.2012.6412139","type":"proceedings-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T19:47:11Z","timestamp":1359143231000},"page":"229-234","source":"Crossref","is-referenced-by-count":36,"title":["VersaPower: Power estimation for diverse FPGA architectures"],"prefix":"10.1109","author":[{"given":"Jeffrey B.","family":"Goeders","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968287"},{"key":"22","article-title":"Interconnect","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"17","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"15","article-title":"A Detailed Delay Path Model for FPGAs, year=","author":"hung","year":"2009","journal-title":"FPT"},{"key":"16","author":"lamoureux","year":"0","journal-title":"FPGA Clock Network Architecture Flexibility vs Area and Power Booktitle = FPGA Year = 2006"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"14","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective (4th Edition)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"12","author":"mishchenko","year":"2009","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391671"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.023"},{"key":"20","author":"cao","year":"2008","journal-title":"Berkeley Predictive Technology Model [Online]"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466245"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377675"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.42"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"9","article-title":"Power Modeling and Characteristics of Field Programmable Gate Arrays","volume":"24","author":"li","year":"2005","journal-title":"IEEE TCAD"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"}],"event":{"name":"2012 International Conference on Field-Programmable Technology (FPT)","location":"Seoul, Korea (South)","start":{"date-parts":[[2012,12,10]]},"end":{"date-parts":[[2012,12,12]]}},"container-title":["2012 International Conference on Field-Programmable Technology"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6395855\/6412099\/06412139.pdf?arnumber=6412139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:59:36Z","timestamp":1490212776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6412139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/fpt.2012.6412139","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}