{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:11:35Z","timestamp":1729653095122,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718323","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T21:19:42Z","timestamp":1390598382000},"page":"12-19","source":"Crossref","is-referenced-by-count":9,"title":["Exploiting partially defective LUTs: Why you don't need perfect fabrication"],"prefix":"10.1109","author":[{"given":"Andre","family":"DeHon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Mehta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2011","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/16.974757"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.816523"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"journal-title":"An Ultra-Low Energy Variation Tolerant Fpga Architecture Using Component-Specific Mapping","year":"2013","author":"mehta","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"journal-title":"FPGA Place-and-Route Challenge","year":"1999","author":"betz","key":"22"},{"key":"23","first-page":"341","article-title":"Scalable don'tcare-based logic optimization and resynthesis","volume":"4","author":"mishchenko","year":"0","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"journal-title":"VPR and T-VPack Versatile Packing Placement and Routing for FPGAs","year":"2009","author":"rose","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/43.663827"},{"key":"26","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/360276.360299","article-title":"Using sparse crossbars within LUT clusters","author":"lemieux","year":"2001","journal-title":"FPGA"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1137\/0202019"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"2","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/329166.329205","article-title":"Tolerating operational faults in clusterbased FPGAs","author":"lakamraju","year":"2000","journal-title":"FPGA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"1","first-page":"97","author":"mehta","year":"2012","journal-title":"Limit Study of Energy & Delay Benefits of Component-Specific Routing FPGA"},{"key":"7","first-page":"551","author":"betz","year":"1997","journal-title":"Cluster-Based Logic Blocks for Fpgas Areaefficiency Vs Input Sharing and Size"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"9","first-page":"10","author":"amerson","year":"1996","journal-title":"Plasma An FPGA for Million Gate Systems Fpga"},{"key":"8","first-page":"116","author":"culbertson","year":"1997","journal-title":"Defect Tolerance on the Teramac Custom Computer"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2013,12,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718323.pdf?arnumber=6718323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T01:20:17Z","timestamp":1688952017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718323","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}