{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:44Z","timestamp":1776955604464,"version":"3.51.4"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718327","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T16:19:42Z","timestamp":1390580382000},"page":"34-41","source":"Crossref","is-referenced-by-count":73,"title":["COFFE: Fully-automated transistor sizing for FPGAs"],"prefix":"10.1109","author":[{"given":"Charles","family":"Chiasson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"22","year":"2011","journal-title":"ITRS Interconnect Chapter"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"15","first-page":"12","article-title":"The stratix? routing and logic architecture","author":"lewis","year":"2003","journal-title":"FPGA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"13","first-page":"1163","author":"smith","year":"2010","journal-title":"FPGA Architecture Optimization Using Geometric Programming TCAD"},{"key":"14","first-page":"59","author":"lemieux","year":"2001","journal-title":"Using Sparse Crossbars Within LUT Clusters FPGA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781359"},{"key":"12","first-page":"71","author":"kuon","year":"2011","journal-title":"Exploring Area and Delay Tradeoffs in FPGAs with Architecture and Automated Transistor Design TVLSI"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"20","year":"2012","journal-title":"Predictive Technology Model (PTM)"},{"key":"2","first-page":"326","article-title":"Tilos: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"ICCAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"10","first-page":"1292","author":"conn","year":"1998","journal-title":"Jiffy Tune Circuit Optimization Using Time-Domain Sensitivities TCAD"},{"key":"7","first-page":"568","author":"sundararajan","year":"2002","journal-title":"Fast and Exact Transistor Sizing Based on Iterative Relaxation TCAD"},{"key":"6","first-page":"1014","article-title":"Fast and exact simultaneous gate and wire sizing by lagrangian relaxation","author":"chen","year":"1999","journal-title":"TCAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"9","first-page":"779","author":"kasamsetty","year":"2000","journal-title":"A New Class of Convex Functions for Delay Modeling and Its Application to the Transistor Sizing Problem TCAD"},{"key":"8","first-page":"542","author":"ousterhout","year":"1984","journal-title":"Switch-Level Delay Models for Digital MOS VLSI DAC"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","location":"Kyoto, Japan","start":{"date-parts":[[2013,12,9]]},"end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718327.pdf?arnumber=6718327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:40:17Z","timestamp":1490211617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718327","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}