{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T04:13:17Z","timestamp":1746159197409,"version":"3.40.4"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718329","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T21:19:42Z","timestamp":1390598382000},"page":"50-57","source":"Crossref","is-referenced-by-count":7,"title":["Debugging processors with advanced features by reprogramming LUTs on FPGA"],"prefix":"10.1109","author":[{"given":"Satoshi","family":"Jo","sequence":"first","affiliation":[]},{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"22","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"Abc: An academic industrialstrength verification tool","volume":"6174","author":"brayton","year":"0","journal-title":"Computer Aided Verification Ser Lecture Notes in Computer Science"},{"key":"17","first-page":"836","article-title":"Improvements to combinational equivalence checking, the 2006","author":"mishchenko","year":"2006","journal-title":"IEEE\/ ACM International Conference on Computer-Aided Design"},{"journal-title":"AIGER Homepage","year":"0","key":"23"},{"key":"18","first-page":"114","article-title":"Solving qbf with counterexample guided refinement","author":"janota","year":"2012","journal-title":"The 15th International Conference on Theory and Applications of Satisfiability Testing (SAT '12)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249984"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"13","first-page":"12","volume":"27","author":"sarangi","year":"2007","journal-title":"Patching Processor Design Errors with Programmable Hardware IEEE Micro"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165045"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165044"},{"key":"12","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1007\/3-540-58179-0_44","article-title":"Automatic verification of pipelined microprocessor control","volume":"818","author":"burch","year":"1994","journal-title":"Computer Aided Verification Ser Lecture Notes in Computer Science"},{"journal-title":"Minisat Ver","year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.55"},{"journal-title":"Uclid Ver","year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412126"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.44"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"7","first-page":"789","volume":"2009","author":"krishunaswamy","year":"0","journal-title":"DeltaSyn An Efficient Logic Difference Optimizer for ECO Synthesis the 2009 International Conference on Computer-Aided Design"},{"key":"6","first-page":"253","author":"fujita","year":"0","journal-title":"Redesign and Automatic Error Correction of Combinational Circuits Logic and Architecture Synthesis"},{"journal-title":"Incremental Synthesis IEEE\/ ACM International Conference on Computer-Aided Design","year":"1994","author":"brand","key":"5"},{"key":"4","first-page":"1606","author":"smith","year":"2005","journal-title":"Fault Diagnosis and Logic Debugging Using Boolean Satisfiability"},{"key":"9","first-page":"237","article-title":"Increasing yield using partially-programmable circuits","author":"yamashita","year":"2010","journal-title":"17th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI 2010)"},{"key":"8","first-page":"13","author":"yoshida","year":"2011","journal-title":"An Energy-efficient Patchable Accelerator for Post-silicon Engineering Changes the 9th International Conference on HardwareSoftware Codesign and System Synthesis"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2013,12,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718329.pdf?arnumber=6718329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T17:18:00Z","timestamp":1746119880000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718329","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}