{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:42:15Z","timestamp":1761648135930,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718347","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T21:19:42Z","timestamp":1390598382000},"page":"160-167","source":"Crossref","is-referenced-by-count":11,"title":["TROJANUS: An ultra-lightweight side-channel leakage generator for FPGAs"],"prefix":"10.1109","author":[{"given":"Sebastian","family":"Kutzner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Axel","family":"Poschmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Stottinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"IEEE"},{"key":"35","article-title":"Combinational logic design for aes subbyte transformation on masked data","volume":"236","author":"trichina","year":"2003","journal-title":"Cryptology ePrint Archive Report"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513117"},{"key":"36","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1007\/978-3-540-68914-0_27","article-title":"A very compact perfectly masked\" sbox for aes","volume":"5037","author":"canright","year":"2008","journal-title":"ACNS Ser Lecture Notes in Computer Science"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"33","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1007\/11935308_38","article-title":"Threshold implementations against side-channel attacks and glitches","volume":"4307","author":"nikova","year":"2006","journal-title":"ICICS Ser Lecture Notes In Computer Science"},{"key":"15","first-page":"382","volume":"5747","author":"lin","year":"2009","journal-title":"Trojan Side-Channels Lightweight Hardware Trojans Through Side-Channel Engineering CHES Ser Lecture Notes in Computer Science"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"16","article-title":"Hardware trojans for inducing or amplifying side-channel leakage of cryptographic software","author":"gallais","year":"2010","journal-title":"International Conference on Trusted Computing"},{"key":"13","first-page":"50","author":"jin","year":"2009","journal-title":"Experiences in Hardware Trojan Design and Implementation IEEE"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.21"},{"key":"37","first-page":"55","author":"regazzoni","year":"2011","journal-title":"FPGA Implementations of the AES Masked Against Power Analysis Attacks COSADE"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0040-4"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"20","doi-asserted-by":"crossref","first-page":"450","DOI":"10.1007\/978-3-540-74735-2_31","article-title":"Present: An ultra-lightweight block cipher ches, ser","volume":"4727","author":"bogdanov","year":"2007","journal-title":"Lecture Notes in Computer Science"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9086-6"},{"key":"23","first-page":"388","article-title":"Differential Power Analysis Proceedings of CRYPTO 1999, ser","volume":"1999","author":"kocher","year":"1666","journal-title":"Lecture Notes in Computer Science"},{"key":"24","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","article-title":"Correlation Power Analysis with a Leakage Model CHES","volume":"3156","author":"brier","year":"2004","journal-title":"ser Lecture Notes in Computer Science"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"25"},{"journal-title":"SmartFusion FPGA Fabric- Users Guide","year":"0","key":"26"},{"journal-title":"Altera Lpm Shiftreg Megafunction","year":"0","key":"27"},{"year":"0","key":"28"},{"key":"29","first-page":"279","volume":"6055","author":"medwed","year":"0","journal-title":"Fresh Re-keying Security against Side-Channel and Fault Attacks for Low-Cost Devices AFRICACRYPT ser Lecture Notes in Computer Science"},{"key":"3","article-title":"AN 341: Using the design security feature in stratix ii and stratix ii gx devices","author":"altera","year":"2009","journal-title":"Altera Tech Rep"},{"key":"2","article-title":"Lock your designs with the virtex-4 security solution","author":"tseng","year":"2005","journal-title":"Xilinx XCell J"},{"key":"10","first-page":"36","author":"ziener","year":"2010","journal-title":"Multiplexing Methods for Power Watermarking IEEE"},{"key":"1","article-title":"Application note xapp766: Using high security features in virtex-ii series fpgas","author":"krueger","year":"2004","journal-title":"Technical Report Xilinx Available Via"},{"key":"30","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1007\/978-3-540-68351-3_18","volume":"4986","author":"cannie?re","year":"2008","journal-title":"Trivium Estream Finalists Ser Lecture Notes in Computer Science"},{"key":"7","first-page":"205","author":"ziener","year":"2006","journal-title":"FPGA Core Watermarking Based on Power Signature Analysis IEEE"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-27954-6_1","article-title":"Black-Box side-Channel attacks highlight the importance of countermeasures","author":"moradi","year":"2012","journal-title":"Topics in Cryptology-CT-RSA 2012"},{"key":"32","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1007\/11545262_13","article-title":"Masked dual-rail pre-Charge logic: Dparesistance without routing constraints","volume":"3659","author":"popp","year":"2005","journal-title":"CHES Ser Lecture Notes in Computer Science"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/2046707.2046722"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6269382"},{"key":"4","article-title":"The importance of design security","author":"microsemi","year":"0","journal-title":"Technical Report Microsemi"},{"key":"9","first-page":"209","author":"schmid","year":"2008","journal-title":"Netlist-level IP Protection by Watermarking for LUT-Based FPGAs IEEE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0136-8"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2013,12,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718347.pdf?arnumber=6718347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T06:38:48Z","timestamp":1498113528000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718347","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}