{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:05:58Z","timestamp":1725793558681},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718396","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T16:19:42Z","timestamp":1390580382000},"page":"394-397","source":"Crossref","is-referenced-by-count":5,"title":["Adaptive compression for instruction code of Coarse Grained Reconfigurable Architectures"],"prefix":"10.1109","author":[{"given":"Moo-Kyoung","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun-Kyoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yeon-Gon","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soojung","family":"Ryu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001562"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275765"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378687"},{"key":"10","article-title":"Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures","author":"taewook","year":"2009","journal-title":"ACM Conf Lang Compi and Tools for Embed Syst"},{"key":"7","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse grained reconfigurable matrix","author":"mei","year":"2003","journal-title":"Proc FPL"},{"key":"6","article-title":"Energy-Aware interconnectexploration of coarse-grained reconfigurable processors","author":"andy","year":"2005","journal-title":"Proc Workshop Appl Specific Process"},{"key":"5","article-title":"An approach to code compression for CGRA, Asia Symp","author":"park","year":"2011","journal-title":"Quality Electronic Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006846"},{"key":"9","article-title":"H 264avc uhd decoder implementation on multi-cluster platform using hybrid parallelization method","author":"lee","year":"2011","journal-title":"IEEE Conf Image Proc Sept"},{"key":"8","article-title":"FloRA: Coarsegrained reconfigurable Architecture with floating-point operation capability","author":"lee","year":"2009","journal-title":"Proc FPT"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2013,12,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718396.pdf?arnumber=6718396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:47:06Z","timestamp":1490212026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718396","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}