{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:21:55Z","timestamp":1730222515722,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/fpt.2013.6718401","type":"proceedings-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T21:19:42Z","timestamp":1390598382000},"page":"410-413","source":"Crossref","is-referenced-by-count":1,"title":["Revisiting the reduction circuit: A case study for simultaneous architecture and precision optimisation"],"prefix":"10.1109","author":[{"given":"David","family":"Boland","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762370"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9780898718027"},{"key":"11","first-page":"157","article-title":"A fused hybrid floating-point and fixed-point dot-product for FPGAs","author":"lopes","year":"2010","journal-title":"Proc Int Symp Appl Reconfigurable Recomputing"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629963"},{"key":"3","article-title":"Novel algorithms for wordlength optimization","author":"hai nam","year":"2011","journal-title":"Proc of Euro Sig Proc Conf"},{"key":"2","first-page":"51","article-title":"The multiple wordlength paradigm","author":"constantinides","year":"2001","journal-title":"Proc Int Symp on Field-Programmable Custom Computing Machines"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.48"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046203"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2007.11.014"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2008.03.004"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2000832.2000834"},{"key":"8","first-page":"11","article-title":"A high throughput FPGA-based floating point conjugate gradient implementation for dense matrices","volume":"3","author":"lopes","year":"2010","journal-title":"ACM Trans Reconfig Technol Syst"}],"event":{"name":"2013 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2013,12,9]]},"location":"Kyoto, Japan","end":{"date-parts":[[2013,12,11]]}},"container-title":["2013 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6712172\/6718311\/06718401.pdf?arnumber=6718401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:11:23Z","timestamp":1490227883000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6718401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/fpt.2013.6718401","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}