{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:26:53Z","timestamp":1725575213437},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/fpt.2014.7082778","type":"proceedings-article","created":{"date-parts":[[2015,4,13]],"date-time":"2015-04-13T17:56:12Z","timestamp":1428947772000},"page":"215-222","source":"Crossref","is-referenced-by-count":3,"title":["A pure-CMOS nonvolatile multi-context configuration memory for dynamically reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"Kosuke","family":"Tatsumura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masato","family":"Oda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Yasuda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759297"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342169"},{"year":"0","key":"ref13"},{"key":"ref14","first-page":"134","article-title":"Novel Dynamic Reconfigurable FPGA based on Multi-Context Scheme Using One-Time Memory with Gate-Induced Permanent Path","author":"oda","year":"2013","journal-title":"Proc of Int Conf on Solid State Devices and Materials (SSDM)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/978-3-540-45234-8_18","article-title":"Reducing the configuration loading time of a coarse grain multicontext reconfigurable device","author":"kitaoka","year":"2003","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2009.2019315"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NVSMW.2008.29"},{"key":"ref4","first-page":"47","article-title":"Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density","author":"dehon","year":"1996","journal-title":"Proc of Canadian Workshop on Field Programmable Devices (FPD)"},{"key":"ref3","first-page":"138","article-title":"A First Generation DPGA Implementation","author":"tau","year":"1995","journal-title":"Proc of Canadian Workshop on Field-Programmable Devices (FPD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref5","article-title":"Programmable Logic Device Which Stores More Than One Configuration and Means for Switching Configurations","author":"ong","year":"1995","journal-title":"U S Patent"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.773794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275135"},{"key":"ref2","article-title":"Multifunction Programmable Logic Device","author":"yoshimi","year":"1990","journal-title":"Japanese Patent"},{"article-title":"Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation","year":"2007","author":"hauck","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707909"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873184"},{"key":"ref22","first-page":"102","article-title":"Low-Cost and Scalable Embedded Non-Volatile Memory Using Quasi-Planar Bulk (Bulk+) Transistor with Standard CMOS Gate Stacks","author":"ota","year":"2013","journal-title":"Proc of Int Conf on Solid State Devices and Materials (SSDM)"},{"key":"ref21","first-page":"981","article-title":"A Zero Additional Process to Standard CMOS, 8F2, Scalable Embedded Flash Memory with Drain-side Assisted Erase Scheme","author":"shinozuka","year":"2011","journal-title":"Proc of Int Conf on Solid State Devices and Materials (SSDM)"},{"article-title":"FPGA Place-and-Route Challenge","year":"1999","author":"betz","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582082"}],"event":{"name":"2014 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2014,12,10]]},"location":"Shanghai, China","end":{"date-parts":[[2014,12,12]]}},"container-title":["2014 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7063887\/7082738\/07082778.pdf?arnumber=7082778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:19:57Z","timestamp":1498195197000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7082778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2014.7082778","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}