{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:58:52Z","timestamp":1725656332177},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/fpt.2015.7393127","type":"proceedings-article","created":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T16:42:08Z","timestamp":1453999328000},"page":"32-39","source":"Crossref","is-referenced-by-count":13,"title":["An adaptive virtual overlay for fast trigger insertion for FPGA debug"],"prefix":"10.1109","author":[{"given":"Fatemeh","family":"Eslami","sequence":"first","affiliation":[]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681538"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.29"},{"year":"2012","key":"ref4","article-title":"Chipscope pro software and cores, user guide"},{"year":"2013","key":"ref3","article-title":"Quartus ii handbook version 13.1 vol. 3: Verification"},{"year":"2012","key":"ref6","article-title":"Certus ASIC multi-FPGA prototyping debug suite"},{"year":"2015","key":"ref5","article-title":"Identify, datasheet"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435272"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484892"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"journal-title":"Mentor Graphics","article-title":"Design and verification in the soc era","year":"2014","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927418"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref22","first-page":"41","article-title":"Instrumenting bitstreams for debugging FPGA circuits","author":"graham","year":"2001","journal-title":"IEEE Symp Field-Programmable Custom Computing Machines (FCCM)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046247"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927497"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2255071"}],"event":{"name":"2015 International Conference on Field Programmable Technology (FPT)","start":{"date-parts":[[2015,12,7]]},"location":"Queenstown, New Zealand","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on Field Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7386271\/7393109\/07393127.pdf?arnumber=7393127","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:33:58Z","timestamp":1490384038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393127\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2015.7393127","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}