{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:57:38Z","timestamp":1725613058938},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/fpt.2015.7393128","type":"proceedings-article","created":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T16:42:08Z","timestamp":1453999328000},"page":"40-47","source":"Crossref","is-referenced-by-count":5,"title":["Using Round-Robin Tracepoints to debug multithreaded HLS circuits on FPGAs"],"prefix":"10.1109","author":[{"given":"Jeffrey","family":"Goeders","sequence":"first","affiliation":[]},{"given":"Steven J.E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"year":"0","key":"ref14","article-title":"SDSoC Development Environment"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718365"},{"year":"2013","key":"ref16","article-title":"Quartus II Handbook Version 13.1 Volume 3: Verification; 13. Design Debugging Using the Signal Tap II Logic Analyzer"},{"year":"2012","key":"ref17","article-title":"ChipS cope Pro Software and Cores: User Guide"},{"year":"2011","key":"ref18","article-title":"White Paper: Scalable Offline Debugging"},{"year":"0","key":"ref19"},{"key":"ref4","first-page":"3","article-title":"OpenCL for FPGAs: Prototyping a Compiler","author":"czajkowski","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"year":"2013","key":"ref6","article-title":"Vivado Design Suite User Guide: High-Level Synthesis"},{"year":"2105","key":"ref5","article-title":"SDAccel Development Environment: User Guide"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2005.1500048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681447"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676929"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"}],"event":{"name":"2015 International Conference on Field Programmable Technology (FPT)","start":{"date-parts":[[2015,12,7]]},"location":"Queenstown, New Zealand","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on Field Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7386271\/7393109\/07393128.pdf?arnumber=7393128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:31:15Z","timestamp":1490383875000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2015.7393128","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}