{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:45:31Z","timestamp":1729665931484,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/fpt.2015.7393133","type":"proceedings-article","created":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T16:42:08Z","timestamp":1453999328000},"page":"80-87","source":"Crossref","is-referenced-by-count":2,"title":["Improved carry chain mapping for the VTR flow"],"prefix":"10.1109","author":[{"given":"Ana","family":"Petkovska","sequence":"first","affiliation":[]},{"given":"Grace","family":"Zgheib","sequence":"additional","affiliation":[]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[]},{"given":"Muhsen","family":"Owaida","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Routing wire optimization through generic synthesis on FPGA carry chains","author":"parandeh-afshar","year":"2011","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/FPL.2010.70","article-title":"Enhancing FPGA device capabilities by the automatic logic mapping to additive carry chains","author":"preu\u00dfer","year":"2010","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications"},{"journal-title":"7 Series FPGAs Configurable Logic Block","year":"2014","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126615500395"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124841"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344679"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.25"},{"key":"ref5","first-page":"6:1","volume":"7","author":"luu","year":"2014","journal-title":"VTR 7 0 Next generation architecture and CAD system for FPGAs ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref7","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"mishchenko","year":"2005","journal-title":"Erl technical report EECS Dept UC Berkeley Berkeley Calif"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2015","key":"ref2"},{"volume":"1 and 2","journal-title":"Stratix V Device Handbook","year":"2014","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272301"}],"event":{"name":"2015 International Conference on Field Programmable Technology (FPT)","start":{"date-parts":[[2015,12,7]]},"location":"Queenstown, New Zealand","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on Field Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7386271\/7393109\/07393133.pdf?arnumber=7393133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T23:06:33Z","timestamp":1567551993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393133\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/fpt.2015.7393133","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}