{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:44:27Z","timestamp":1725691467592},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/fpt.2015.7393136","type":"proceedings-article","created":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T21:42:08Z","timestamp":1454017328000},"page":"88-95","source":"Crossref","is-referenced-by-count":4,"title":["HETRIS: Adaptive floorplanning for heterogeneous FPGAs"],"prefix":"10.1109","author":[{"given":"Kevin E.","family":"Murray","sequence":"first","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/256\/1\/012026"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.924833"},{"key":"ref10","first-page":"6","article-title":"Heterogeneous floorplanning for FPGAs","author":"feng","year":"2006","journal-title":"Proc Int VLSI Design Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120839"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380729"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2015738"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311273"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.36"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_2"},{"article-title":"Divide-and-Conquer Techniques for Large Scale FPGA Design","year":"2015","author":"murray","key":"ref17"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"ref18"},{"key":"ref19","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"FPL"},{"year":"2014","key":"ref28"},{"journal-title":"Altera Corp","article-title":"Best Practices for Incremental Compilation Partitions and Floorplan Assignments","year":"2012","key":"ref4"},{"journal-title":"Altera Corp","year":"2014","key":"ref27"},{"journal-title":"Lattice Semiconductor","article-title":"Lattice Semiconductor Design Floorplanning","year":"2004","key":"ref3"},{"journal-title":"Xilinx Inc","article-title":"Partial Reconfiguration User Guide","year":"2013","key":"ref6"},{"key":"ref29","article-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency","author":"saban","year":"2012","journal-title":"Xilinx Inc"},{"journal-title":"Xilinx Inc","article-title":"Floorplanning Methodology Guide","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-374364-0.50017-5"},{"journal-title":"Altera Corp","article-title":"Design Planning for Partial Reconfiguration","year":"2013","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645515"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882481"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-07807-5"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.82.3003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"journal-title":"Personal communication","year":"2014","author":"cheng","key":"ref25"}],"event":{"name":"2015 International Conference on Field Programmable Technology (FPT)","start":{"date-parts":[[2015,12,7]]},"location":"Queenstown, New Zealand","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on Field Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7386271\/7393109\/07393136.pdf?arnumber=7393136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T23:16:58Z","timestamp":1490397418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/fpt.2015.7393136","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}