{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:21Z","timestamp":1763724321850,"version":"build-2065373602"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/fpt.2015.7393137","type":"proceedings-article","created":{"date-parts":[[2016,1,28]],"date-time":"2016-01-28T21:42:08Z","timestamp":1454017328000},"page":"96-103","source":"Crossref","is-referenced-by-count":11,"title":["Analyzing the divide between FPGA academic and commercial results"],"prefix":"10.1109","author":[{"given":"Elias","family":"Vansteenkiste","sequence":"first","affiliation":[]},{"given":"Alireza","family":"Kaviani","sequence":"additional","affiliation":[]},{"given":"Henri","family":"Fraisse","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001392"},{"key":"ref13","first-page":"12","article-title":"Exploiting partially defective LUTs: Why you don't need perfect fabrication","author":"andr\u00e9","year":"2013","journal-title":"IEEE International Conference on Field-Programmable Technology (FPT)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2359385"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.66"},{"year":"2008","key":"ref16","article-title":"Stratix IV Device Handbook"},{"journal-title":"An Evaluation Framework for an Acadamic and Commercial comparison","year":"2015","author":"vansteenkiste","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176724"},{"key":"ref19","article-title":"Enumeration of irredundant circuit structures","author":"mishchenko","year":"2014","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"journal-title":"ABC A System for Sequential Synthesis and Verification Berkeley CA","year":"2014","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294007"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"year":"0","key":"ref2","article-title":"Vivado Design Suite User Guide, Xilinx Inc"},{"year":"2015","key":"ref1","article-title":"UltraScale Architecture and Product Overview"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"}],"event":{"name":"2015 International Conference on Field Programmable Technology (FPT)","start":{"date-parts":[[2015,12,7]]},"location":"Queenstown, New Zealand","end":{"date-parts":[[2015,12,9]]}},"container-title":["2015 International Conference on Field Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7386271\/7393109\/07393137.pdf?arnumber=7393137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T23:09:48Z","timestamp":1490396988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7393137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fpt.2015.7393137","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}