{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:48:49Z","timestamp":1729626529165,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/fpt.2016.7929514","type":"proceedings-article","created":{"date-parts":[[2017,5,18]],"date-time":"2017-05-18T18:35:29Z","timestamp":1495132529000},"page":"109-116","source":"Crossref","is-referenced-by-count":6,"title":["Enhanced source-level instrumentation for FPGA in-system debug of High-Level Synthesis designs"],"prefix":"10.1109","author":[{"given":"Jose P.","family":"Pinilla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"ch. 9: Design Debugging Using the SignalTap II Logic Analyzer","volume":"3","year":"2015","journal-title":"Quartus Prime Pro Edition Handbook"},{"journal-title":"Integrated Logic Analyzer v6 1 LogiCORE IP Product Guide","year":"2016","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689087"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393129"},{"key":"ref14","first-page":"1","article-title":"Assertion Support in High-Level Synthesis Design Flow","author":"ribon","year":"2011","journal-title":"Specification and Design Languages (FDL) 2011 Forum on"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/406857"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865091"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2753768"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591521"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"journal-title":"SDAccel development environment","year":"2016","key":"ref4"},{"journal-title":"SDK for Opencl","year":"2016","key":"ref3"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"2016","key":"ref6"},{"journal-title":"Altera Announces New Spectra-Q Engine for Industry-leading Quartus II Software to Accelerate FPGA and SoC Design","year":"2015","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/FPGA.2003.1227258","article-title":"Source level debugger for the Sea Cucumber synthesizing compiler","author":"hemmert","year":"2003","journal-title":"Field-Programmable Custom Computing Machines 2003 FCCM 2003 11th Annual IEEE Symposium on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2399275"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref9","first-page":"1","article-title":"Signal-Tracing Techniques for In-System FPGA Debugging of High-Level Synthesis Circuits","volume":"pp","author":"goeders","year":"2016","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref21","article-title":"The ROSE Source-to-Source Compiler Infrastructure","author":"quinlan","year":"2011","journal-title":"Cetus Users and Compiler Infrastructure Workshop in Conjunction with PACT 2011"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2629547"}],"event":{"name":"2016 International Conference on Field-Programmable Technology (FPT)","start":{"date-parts":[[2016,12,7]]},"location":"Xi'an, China","end":{"date-parts":[[2016,12,9]]}},"container-title":["2016 International Conference on Field-Programmable Technology (FPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7924463\/7929174\/07929514.pdf?arnumber=7929514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T16:44:44Z","timestamp":1569343484000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7929514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fpt.2016.7929514","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}