{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:28:59Z","timestamp":1725712139973},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280115","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:34:01Z","timestamp":1517870041000},"page":"9-16","source":"Crossref","is-referenced-by-count":13,"title":["Automatic circuit design and modelling for heterogeneous FPGAs"],"prefix":"10.1109","author":[{"given":"Sadegh","family":"Yazdanshenas","sequence":"first","affiliation":[]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031318"},{"key":"ref11","first-page":"52","author":"luu","year":"0","journal-title":"On hard adders and carry chains in FPGAs"},{"key":"ref12","first-page":"1","author":"kim","year":"0","journal-title":"Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow"},{"key":"ref13","first-page":"115","author":"yazdanshenas","year":"0","journal-title":"Don't forget the memory Automatic block RAM modelling optimization and architecture exploration"},{"key":"ref14","first-page":"326","article-title":"TILOS: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"ICCAD"},{"journal-title":"Optimization and modeling of FPGA circuitry in advanced process technology","year":"2013","author":"chiasson","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216924"},{"journal-title":"Fracturable lookup table and logic element","year":"2005","author":"lewis","key":"ref17"},{"key":"ref18","first-page":"147","author":"lewis","year":"0","journal-title":"Architectural enhancements in Stratix V"},{"journal-title":"Predictive Technology Model","year":"2017","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.131"},{"key":"ref3","article-title":"Intel Stratix 10 MX devices solve the memory bandwidth challenge","author":"deo","year":"2017","journal-title":"Intel Whitepaper"},{"key":"ref6","first-page":"74","author":"niu","year":"0","journal-title":"EURECA on-chip configuration generation for effective dynamic data access"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056807"},{"key":"ref8","first-page":"34","author":"chiasson","year":"0","journal-title":"Coffe Fully-automated transistor sizing for FPGAs"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref2","article-title":"Virtex UltraScale+ HBM FPGA: A revolutionary increase in memory performance","author":"wissolik","year":"2017","journal-title":"Xilinx whitepaper"},{"journal-title":"Arria 10 Core Fabric and General Purpose I\/Os Handbook","year":"2017","author":"corportation","key":"ref1"},{"key":"ref9","first-page":"80","author":"zgheib","year":"0","journal-title":"FPRESSO Enabling express transistor-level exploration of FPGA architectures"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/1950413.1950419","article-title":"Comparing FPGA vs. custom CMOS and the impact on processor micro architecture","author":"wong","year":"2011","journal-title":"International Symposium on Field-Programmable Gate Arrays (FPGA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344680"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280115.pdf?arnumber=8280115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T09:10:59Z","timestamp":1570698659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280115","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}