{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:12:49Z","timestamp":1729653169390,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280119","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:01Z","timestamp":1517852041000},"page":"40-47","source":"Crossref","is-referenced-by-count":0,"title":["SMEFF: A scalable memory extension fabric for FPGA"],"prefix":"10.1109","author":[{"given":"Wei","family":"Li","sequence":"first","affiliation":[]},{"given":"Yangyang","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Yuhang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel 64 and IA-32 architectures software developer's manual","year":"2014","key":"ref39"},{"journal-title":"DDR3 LRDIMM system-level validation results on intel xeone5-2600 v2 processor family","year":"2014","key":"ref38"},{"journal-title":"Virtex UltraScale +","year":"0","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-014-1428-7"},{"journal-title":"ULLtraDIMM","year":"0","key":"ref31"},{"journal-title":"Mobile LPDDR2-PCM 512mb 1gb x16 1 8v\/1 2v i\/o 45nm phase change memory","year":"2012","key":"ref30"},{"journal-title":"MicroBlaze","year":"0","key":"ref37"},{"journal-title":"Virtex 6","year":"0","key":"ref36"},{"journal-title":"Virtex 7","year":"0","key":"ref35"},{"journal-title":"UltraScale Architecture GTH Transceivers","year":"2017","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000115"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689062"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1145\/1555815.1555789","article-title":"Disaggregated memory for extension and sharing in blade servers","volume":"37","author":"lim","year":"2009","journal-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture"},{"key":"ref12","first-page":"1","volume":"8","author":"lim","year":"0","journal-title":"System-level Implications of Disaggregated Memory"},{"key":"ref13","first-page":"179","author":"hou","year":"0","journal-title":"Cost effective data center servers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435298"},{"journal-title":"Hybrid Memory Cube Specification 1 0","year":"2013","key":"ref15"},{"journal-title":"Hybrid Memory Cube Specification 1 0","year":"2015","key":"ref16"},{"journal-title":"HBM2","year":"0","key":"ref17"},{"journal-title":"Intel\ufffd 7500\/7510\/7512 Scalable Memory Buffer Datasheet Intel","year":"2011","key":"ref18"},{"journal-title":"Cisco Unified Computing System Extended Memory Technology Overview","year":"0","key":"ref19"},{"journal-title":"JESD82-20A FBDIMM advanced memorybu_er (AMB)","year":"2009","key":"ref28"},{"key":"ref4","first-page":"879","author":"liu","year":"0","journal-title":"LPM Concurrency-Driven Layered Performance Matching"},{"key":"ref27","first-page":"211","author":"owaida","year":"0","journal-title":"Centaur A Framework for Hybrid CPU-FPGA Databases"},{"key":"ref3","first-page":"1","author":"liu","year":"0","journal-title":"C2-bound a capacity and concurrency driven analytical model for many-core design"},{"journal-title":"Cisco Unified Computing System Extended Memory Technology Overview","year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-015-1517-2"},{"journal-title":"…","article-title":"Rack up server performance with load-reduced DIMMs","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237034"},{"journal-title":"VMware to increase consolidation ratio to 16 VMsl core","year":"0","key":"ref2"},{"journal-title":"Hybrid Memory Cube Specification 1 0","year":"2013","key":"ref9"},{"journal-title":"UltraScale Architecture-Based FPGAs Memory IP vl 4 data sheet","year":"2017","key":"ref1"},{"journal-title":"JESD206 FBDIMM architecture and protocol","year":"2007","key":"ref20"},{"journal-title":"JESD79-4 DDR4 SDRAM Specification","year":"2012","key":"ref22"},{"journal-title":"JESD79-3E DDR3 SDRAM Specification","year":"2010","key":"ref21"},{"journal-title":"ITRS Report 2012 Update","year":"2012","key":"ref24"},{"journal-title":"chipscope ILA","year":"0","key":"ref41"},{"journal-title":"Low Power Double Data Rate 2 (LPDDR2) JESD209–2E","year":"2013","key":"ref23"},{"key":"ref26","first-page":"203","author":"mcvicar","year":"0","journal-title":"K-mer Counting Using Bloom Filters with an FPGA-Attached HMC"},{"journal-title":"DDR3 LRDIMM system-level validation results on intel xeone5-2600 v2 processor family","year":"2014","key":"ref25"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280119.pdf?arnumber=8280119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T05:11:04Z","timestamp":1570684264000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280119\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280119","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}