{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:07:01Z","timestamp":1766066821594},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280121","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:01Z","timestamp":1517852041000},"page":"56-63","source":"Crossref","is-referenced-by-count":4,"title":["Ultra-low latency continuous block-parallel stream windowing using FPGA on-chip memory"],"prefix":"10.1109","author":[{"given":"Justin S. J.","family":"Wong","sequence":"first","affiliation":[]},{"given":"Runbin","family":"Shi","sequence":"additional","affiliation":[]},{"given":"Maolin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hayden K.-H.","family":"So","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref3","first-page":"118","article-title":"Implementing image processing algorithms on fpgas","author":"johnston","year":"2004","journal-title":"Proceedings of the Eleventh Electronics New Zealand Conference ENZCon04"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/srep44608"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250761"},{"key":"ref11","first-page":"w1f","article-title":"Image super-resolution for ultrafast optical time-stretch imaging","author":"shi","year":"2017","journal-title":"Proceedings of 24th Congress of the International Commission for Optics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088197"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311243"},{"journal-title":"Intel Stratix 10 High-Speed LVDS I\/O User Guide","year":"2017","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1791-0_9"},{"journal-title":"LVDS Source Synchronous DDR Deserialization (up to 1 600 Mb\/s)","year":"2016","key":"ref1"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280121.pdf?arnumber=8280121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:54:44Z","timestamp":1520877284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280121","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}