{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:00:40Z","timestamp":1725440440829},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280124","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:34:01Z","timestamp":1517870041000},"page":"80-87","source":"Crossref","is-referenced-by-count":0,"title":["A state machine block for high-level synthesis"],"prefix":"10.1109","author":[{"given":"Shadi","family":"Assadikhomami","sequence":"first","affiliation":[]},{"given":"Jennifer","family":"Ongko","sequence":"additional","affiliation":[]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2700082"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00067-X"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HSI.2014.6860485"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2006.204"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2012.18"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642093"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463760"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374972"},{"journal-title":"A mixed-grained architecture for improving HLS-generated controllers on FPGAs","year":"2017","author":"assadikhomami","key":"ref14"},{"journal-title":"CP 2006","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref18"},{"journal-title":"LuCy","year":"0","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62910"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"},{"journal-title":"Baidu Adopts Xilinx Kintex UltraScale FPGAs to Accelerate ML Applications in the Data Center","year":"2016","key":"ref3"},{"journal-title":"Amazon EC2 F1 instances","year":"2017","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577358"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"journal-title":"Intel Completes Acquisition of Altera","year":"2015","key":"ref7"},{"journal-title":"Xilinx and IBM to Enable FPGA-Based Acceleration within SuperVessel OpenPOWER Development Cloud","year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689071"},{"journal-title":"Qualcomm and Xilinx Collaborate to Deliver Industry-Leading Heterogeneous Computing Solutions for Data Centers with New Levels of Efficiency and Performance","year":"2015","key":"ref1"},{"journal-title":"SQLite","year":"0","key":"ref20"},{"journal-title":"Yosys Open SYnthesis Suite","year":"0","author":"wolf","key":"ref22"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"2016","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref23","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep"},{"journal-title":"Design Compiler","year":"0","key":"ref26"},{"journal-title":"Artisan Memory Compilers","year":"0","key":"ref25"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280124.pdf?arnumber=8280124","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:54:43Z","timestamp":1520891683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280124\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280124","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}