{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:08Z","timestamp":1772725508756,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280129","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:34:01Z","timestamp":1517870041000},"page":"120-127","source":"Crossref","is-referenced-by-count":11,"title":["Toward a new HLS-based methodology for FPGA benchmarking of candidates in cryptographic competitions: The CAESAR contest case study"],"prefix":"10.1109","author":[{"given":"Ekawat","family":"Homsirikamol","sequence":"first","affiliation":[]},{"given":"Kris Gaj","family":"George","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Comprehensive Evaluation of High-Speed and Medium-Speed Implementations of Five SHA-3 Finalists Using Xilinx and Altera FPGAs","author":"gaj","year":"2012","journal-title":"Cryptology ePrint Archive Report 2005\/368"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/649057"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954996"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032504"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_18"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref16","author":"di milano","year":"2017","journal-title":"PANDA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339221"},{"key":"ref18","article-title":"U. of Toronto","year":"2017","journal-title":"LegUp High-Level Synthesis"},{"key":"ref19","author":"hara","year":"0","journal-title":"Chstone a Suite of Benchmark Programs for C-based High-level Synthesis"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.86"},{"key":"ref4","author":"bernstein","year":"0","journal-title":"eBACS ECRYPT Benchmarking of Cryptographic Systems"},{"key":"ref27","article-title":"CERG","year":"2017","journal-title":"GMU Source Code of Round 3 and Round 2 CAESAR Candidates AES-GCM AES AES-HLS and Keccak Permutation F"},{"key":"ref3","article-title":"CAESAR: Competition for Authenticated Encryption: Security, Applicability, and Robustness","year":"0","journal-title":"Cryptographic Competitions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279804"},{"key":"ref5","author":"homsirikamol","year":"2016","journal-title":"Toward Fair and Comprehensive Benchmarking of CAESAR Candidates in Hardware"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref7","article-title":"Berkeley Design Technology, Inc","year":"2010","journal-title":"High-Level Synthesis Tools for Xilinx Fpgas"},{"key":"ref2","article-title":"National Institute of Standards and Technology","year":"2012","journal-title":"Third-Round Report of the SHA-3 Cryptographic Hash Algorithm Competition"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157401"},{"key":"ref1","article-title":"National Institute of Standards and Technology","year":"2000","journal-title":"Report on the Development of the Advanced Encryption Standard (AES)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref22","article-title":"CAESAR Hardware API","author":"homsirikamol","year":"2016","journal-title":"Cryptology ePrint Archive Report 2016\/626"},{"key":"ref21","article-title":"Xilinx","year":"2017","journal-title":"Vivado Design Suite User Guide High-Level Synthesis"},{"key":"ref24","author":"homsirikamol","year":"2017","journal-title":"Development Package for Hardware Implementations Compliant with the CAESAR Hardware API"},{"key":"ref23","author":"homsirikamol","year":"2017","journal-title":"Implementer's Guide to Hardware Implementations Compliant with the CAESAR Hardware API"},{"key":"ref26","article-title":"CERG","year":"2017","journal-title":"Database of FPGA Results for Authenticated Ciphers"},{"key":"ref25","author":"homsirikamol","year":"2017","journal-title":"Benchmarking of Round 3 CAESAR Candidates in Hardware Methodology Designs and Results"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","location":"Melbourne, VIC","start":{"date-parts":[[2017,12,11]]},"end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280129.pdf?arnumber=8280129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T22:13:06Z","timestamp":1520287986000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280129","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}