{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:42:00Z","timestamp":1725439320229},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280138","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:34:01Z","timestamp":1517870041000},"page":"191-194","source":"Crossref","is-referenced-by-count":1,"title":["A scalable hybrid architecture for high performance data-parallel applications"],"prefix":"10.1109","author":[{"given":"Moucheng","family":"Yang","sequence":"first","affiliation":[]},{"given":"Jifang","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Zhehao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xuegong","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Shaojun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Lingli","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868624"},{"journal-title":"UCI Machine Learning Repository","year":"2013","author":"lichman","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963944"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847343"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645501"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927499"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145704"},{"journal-title":"AXI Reference Guide","year":"2012","key":"ref6"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"2016","key":"ref5"},{"journal-title":"ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC User Guide","year":"2016","key":"ref8"},{"journal-title":"AXI DMA v7 1 Product Guide","year":"2015","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.12"},{"key":"ref1","first-page":"1","article-title":"A high performance fpga-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294016"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280138.pdf?arnumber=8280138","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:54:39Z","timestamp":1520891679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280138\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280138","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}