{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:09:28Z","timestamp":1725610168770},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/fpt.2017.8280140","type":"proceedings-article","created":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:01Z","timestamp":1517852041000},"page":"199-202","source":"Crossref","is-referenced-by-count":2,"title":["Model-based hardware design based on compatible sets of isomorphic subgraphs"],"prefix":"10.1109","author":[{"given":"Patrick","family":"Sittel","sequence":"first","affiliation":[]},{"given":"Konrad","family":"Moller","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Kumm","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[]},{"given":"Bogdan","family":"Pasca","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Jervis","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"2007","author":"parhi","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1929.5055275"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref13","first-page":"103","article-title":"High-Level Synthesis for Model-Based Design with Automatic Folding including Combined Common Subcircuits","author":"sittel","year":"2017","journal-title":"Methoden Und Beschreibungssprachen Zur Modellierung Und Verifikation Von Schaltungen Und Systemen"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.4018\/ASASEHPC"},{"key":"ref15","first-page":"721","author":"yan","year":"0","journal-title":"gSpan Graph-based substructure pattern mining"},{"key":"ref4","first-page":"25","author":"casseau","year":"0","journal-title":"High-Level Synthesis for the Design of FPGA-based Signal Processing Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/362342.362367"},{"key":"ref6","first-page":"107","author":"cong","year":"0","journal-title":"Pattern-based Behavior Synthesis for FPGA Resource Reduction"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"ref8","article-title":"Model-Based Hardware Design for FPGAs using Folding Transformations based on Subcircuits","author":"m\u00f6ller","year":"2015","journal-title":"FPGAs for Software Programmers"},{"journal-title":"Origami HLS","year":"2016","author":"kumm","key":"ref7"},{"key":"ref2","first-page":"858","author":"bringmann","year":"0","journal-title":"What is Frequent in a Single Graph?"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001863"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"}],"event":{"name":"2017 International Conference on Field Programmable Technology (ICFPT)","start":{"date-parts":[[2017,12,11]]},"location":"Melbourne, VIC","end":{"date-parts":[[2017,12,13]]}},"container-title":["2017 International Conference on Field Programmable Technology (ICFPT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8269417\/8280101\/08280140.pdf?arnumber=8280140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:54:49Z","timestamp":1520877289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8280140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fpt.2017.8280140","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}